74F573/74F574

74F573 Octal Transparent Latch (3-State) 74F574 Octal D Flip-Flop (3-State)

FEATURES

- 74F573 is broadside pinout version of 74F373
- 74F574 is broadside pinout version of 74F374
- Inputs and Outputs on opposite side of package allow easy interface to Microprocessors
- Useful as an Input or Output port for Microprocessors
- 3-State Outputs for Bus interfacing
- Common Output Enable
- 74F563 and 74F564 are inverting version of 74F573 and 74F574 respectively
- 3-State Outputs glitch free during power-up and power-down
- These are High-Speed replacements for N8TS805 and N8TS806

DESCRIPTION

The 74F573 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (\overline{OE}) control gates.

The 74F573 is functionally identical to the 74F373 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (\overline{OE}) controls all eight 3-State buffers independent to the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS | DESCRIPTION | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW | | | | | |
|-------------|--|------------------------|------------------------|--|--|--|--|--|
| D0 - D7 | Data inputs | 1.0/1.0 | 20µA/0.6mA | | | | | |
| E (74F573) | Latch Enable input (active falling edge) | 1.0/1.0 | 20µA/0.6mA | | | | | |
| OE | Output Enable input (active Low) | 1.0/1.0 | 20µA/0.6mA | | | | | |
| CP (74F574) | Clock Pulse input (active rising edge) | 1.0/1.0 | 20µA/0.6mA | | | | | |
| Q0 - Q7 | 3-State outputs | 150/40 | 3.0mA/24mA | | | | | |

NOTE: One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

The 74F574 is functionally identical to the 74F374 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocesors.

It is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (\overline{OE}) control gates.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (\overline{OE}) controls all eight 3-State buffers independently of the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

| TYPE | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|------------------------------|--------------------------------------|
| 74F573 | 5.0ns | 35mA |

| TYPE | TYPICAL f _{MAX} | TYPICAL SUPPLY CURRENT (TOTAL) |
|--------|--------------------------|--------------------------------------|
| 74F574 | 180MHz | 50mA |

ORDERING INFORMATION

| DESCRIPTION | $\begin{array}{l} \text{COMMERCIAL RANGE} \\ \text{V}_{\text{CC}} = 5\text{V} \pm 10\%, \\ \text{T}_{amb} = 0^{\circ}\text{C to} + 70^{\circ}\text{C} \end{array}$ | PKG DWG # |
|---------------------|--|-----------|
| 20-Pin Plastic DIP | N74F573N, N74F574N | SOT146-1 |
| 20-Pin Plastic SOL | N74F573D, N74F574D | SOT163-1 |
| 20-Pin Plastic SSOP | N74F573DB | SOT339-1 |

74F573/74F574

FUNCTION TABLE – 74F574

| | INPUTS | | INTERNAL | OUTPUTS | OPERATING MODES |
|----|--------|----|----------|---------|------------------------|
| OE | СР | Dn | REGISTER | Q0 – Q7 | OPERATING MODES |
| L | ↑ | I | L | L | Lood and road register |
| L | ↑ (| h | Н | Н | Load and read register |
| L | ÷ | Х | NC | NC | Hold |
| н | ↑ | Dn | Dn | Z | Disable outputs |

H = High voltage level

h = High voltage level one setup time prior to the Low-to-High clock transition

L = Low voltage level

I = Low voltage level one setup time prior to the Low-to-High clock transition

NC= No change X = Don't care

Z = High impedance "off" state $\uparrow =$ Low-to-High clock transition

 $\hat{+}$ = Not a Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER | RATING | UNIT |
|------------------|--|--------------------------|------|
| V _{CC} | Supply voltage | -0.5 to +7.0 | V |
| V _{IN} | Input voltage | -0.5 to +7.0 | V |
| I _{IN} | Input current | -30 to +5.0 | mA |
| V _{OUT} | Voltage applied to output in High output state | -0.5 to +V _{CC} | V |
| I _{OUT} | Current applied to output in Low output state | 48 | mA |
| T _{amb} | Operating free-air temperature range | 0 to +70 | °C |
| T _{stg} | Storage temperature | -65 to +150 | °C |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | | UNIT | | |
|------------------|--------------------------------------|-----|------|-----|------|
| STWIDOL | PARAMEIER | MIN | NOM | MAX | UNIT |
| V _{CC} | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| V _{IH} | High-level input voltage | 2.0 | | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| I _{IK} | Input clamp current | | | -18 | mA |
| I _{OH} | High-level output current | | | -3 | mA |
| I _{OL} | Low-level output current | | | 24 | mA |
| T _{amb} | Operating free-air temperature range | 0 | | 70 | °C |

74F573/74F574

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PA | RAMETER | | TEST CONDITIONS ^{NC} |) TAG | MIN | TYP NO TAG | MAX | UNIT | |
|------------------|--|------------------|----------------------|--|----------------------------|-----|---------------|------|------|--|
| M | | | | $V_{CC} = MIN, V_{IL} = MAX,$ | ±10%V _{CC} | 2.4 | | | V | |
| V _{OH} | High-level ou | tput voltage | | $V_{IH} = MIN, I_{OH} = MAX$ | ±5%V _{CC} | 2.7 | 3.4 | | V | |
| Ma. | Low-level out | | | $V_{CC} = MIN, V_{IL} = MAX,$ | ±10%V _{CC} | | 0.35 | 0.50 | V | |
| V _{OL} | Low-level out | put voltage | | $V_{IH} = MIN, I_{OL} = MAX$ | ±5%V _{CC} | | 0.35 | 0.50 | V | |
| V _{IK} | Input clamp v | oltage | | $V_{CC} = MIN, I_I = I_{IK}$ | | | -0.73 | -1.2 | V | |
| l _l | Input current maximum inp | | | V _{CC} = MAX, V _I = 7.0V | | | | 100 | μA | |
| I _{IH} | High-level input current | | | $V_{CC} = MAX, V_I = 2.7$ | | | 20 | μA | | |
| IIL | Low-level inp | ut current | | $V_{CC} = MAX, V_I = 0.5$ | $V_{CC} = MAX, V_I = 0.5V$ | | | -0.6 | mA | |
| I _{OZH} | Off-state outp High-level vo | | b | $V_{CC} = MAX, V_O = 2.$ | | | 50 | μΑ | | |
| I _{OZL} | Off-state outp Low-level vol | | I | $V_{CC} = MAX, V_O = 0.1$ | 5V | | | -50 | μΑ | |
| I _{OS} | Short-circuit | output curre | nt ^{NO TAG} | V _{CC} = MAX | | -60 | | -150 | mA | |
| | | I _{CCH} | | | | | 30 | 40 | mA | |
| | | I _{CCL} | 74F573 | $V_{CC} = MAX$ | | | 35 | 50 | mA | |
| laa | CC Supply I _{CCZ} current (total) I _{CCH} | | | | | | 40 | 60 | mA | |
| I _{CC} | | | | | | | 45 | 65 | mA | |
| | | I _{CCL} | 74F574 | $V_{CC} = MAX$ | | 50 | 70 | mA | | |
| | | I _{CCZ} | | | | | 55 | 85 | mA | |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$. 3. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Product specification


74F573/74F574

AC ELECTRICAL CHARACTERISTICS


| SYMBOL | SYMBOL PARAMETER | | TEST CONDITIONS | ' | _{amb} = +25° V _{CC} = +5V 50pF, R _L = | , | V _{CC} = +5 | C to +70°C 5V ± 10% R _L = 500Ω | UNIT |
|--------------------------------------|---|--------|--|------------|--|-------------|----------------------|---|------|
| | | | | MIN | TYP | MAX | MIN | MAX | |
| t _{PLH} t _{PHL} | Propagation delay Dn to Qn | | Waveform NO TAG | 3.0 1.0 | 5.5 3.5 | 8.0 6.0 | 2.5 1.0 | 9.0 7.0 | ns |
| t _{PLH} t _{PHL} | Propagation delay E to Qn | | Waveform NO TAG | 4.5 3.0 | 8.5 5.0 | 11.5 7.0 | 4.0 2.5 | 12.5 8.0 | ns |
| ^t PZH ^t PZL | Output Enable time to High or Low level | 74F573 | Waveform NO TAG Waveform NO TAG | 2.5 2.5 | 5.5 5.5 | 9.5 8.0 | 2.0 2.0 | 10.5 8.5 | ns |
| t _{PHZ} t _{PLZ} | Output Disable time from High or Low level | | Waveform NO TAG Waveform NO TAG | 1.0 1.0 | 3.0 2.5 | 6.0 5.5 | 1.0 1.0 | 6.5 5.5 | ns |
| f _{MAX} | Maximum Clock frequency | | Waveform NO TAG | 160 | 180 | | 150 | | MHz |
| t _{PLH} t _{PHL} | Propagation delay CP to Qn | | Waveform NO TAG | 3.5 3.5 | 5.0 5.0 | 7.5 7.5 | 3.0 3.0 | 8.0 8.0 | ns |
| ^t PZH ^t PZL | Output Enable time to High or Low level | 74F574 | Waveform NO TAG Waveform NO TAG | 2.5 3.0 | 4.5 5.0 | 7.5 8.0 | 2.0 3.0 | 7.5 8.5 | ns |
| t _{PHZ} t _{PLZ} | Output Disable time from High or Low level | | Waveform NO TAG Waveform NO TAG | 1.0 1.0 | 3.0 2.5 | 5.5 5.5 | 1.0 1.0 | 6.0 6.0 | ns |

AC SETUP REQUIREMENTS

| SYMBOL PARAMETER | | R | TEST CONDITIONS | ····· | | | T _{amb} = 0°C V _{CC} = +5. C _L = 50pF, | UNIT | |
|--|--------------------------------|--------|--------------------|------------|-----|-----|---|------|----|
| | | | | MIN | TYP | MAX | MIN | MAX | |
| t _s (H) t _s (L) | Setup time, Dn to E | | Waveform 4 | 0.0 1.5 | | | 0.0 2.0 | | ns |
| t _h (H) t _h (L) | Hold time, Dn to E | 74F573 | Waveform 4 | 2.5 4.0 | | | 2.5 4.0 | | ns |
| t _w (H) | E pulse width, High | | Waveform NO TAG | 3.0 | | | 3.5 | | ns |
| t _s (H) t _s (L) | Setup time, Dn to CP | | Waveform NO TAG | 2.5 2.5 | | | 3.0 3.0 | | ns |
| t _h (H) t _h (L) | Hold time, Dn to CP | 74F574 | Waveform NO TAG | 0 0 | | | 0 0 | | ns |
| t _w (H) t _w (L) | CP Pulse width, High or Low | | Waveform NO TAG | 3.0 3.5 | | | 3.0 4.0 | | ns |



74F573, 74F574



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | A ₁ min. | A ₂ max. | b | b ₁ | c | D ⁽¹⁾ | E ⁽¹⁾ | е | e ₁ | L | ME | M _H | vv | Z ⁽¹⁾ max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|--------------|----------------|-------|--------------------------|
| mm | 4.2 | 0.51 | 3.2 | 1.73 1.30 | 0.53 0.38 | 0.36 0.23 | 26.92 26.54 | 6.40 6.22 | 2.54 | 7.62 | 3.60 3.05 | 8.25 7.80 | 10.0 8.3 | 0.254 | 2.0 |
| inches | 0.17 | 0.020 | 0.13 | 0.068 0.051 | 0.021 0.015 | 0.014 0.009 | 1.060 1.045 | 0.25 0.24 | 0.10 | 0.30 | 0.14 0.12 | 0.32 0.31 | 0.39 0.33 | 0.01 | 0.078 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFEF | RENCES | EUROPEAN | |
|----------|-----|-------|--------|------------|--|
| VERSION | IEC | JEDEC | EIAJ | PROJECTION | |
| SOT146-1 | | | SC603 | | |

SOT146-1